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 
Abstract—Capacitors are widely used in dc links of power 
electronic converters to balance power, suppress voltage ripple, 
and store short-term energy. Condition monitoring (CM) of 
dc-link capacitors has great significance in enhancing the 
reliability of power converter systems. Over the past few years, 
many efforts have been made to realize CM of dc-link capacitors. 
This paper gives an overview and a comprehensive comparative 
evaluation of them with emphasis on the application objectives, 
implementation methods, and monitoring accuracy when being 
used. First, the design procedure for the condition monitoring of 
capacitors is introduced. Second, the main capacitor parameters 
estimation principles are summarized. According to these 
principles, various possible CM methods are derived in a 
step-by-step manner. On this basis, a comprehensive review and 
comparison of CM schemes for different types of dc-link 
applications are provided. Finally, application recommendations 
and future research trends are presented.  
 
Index Terms—Condition monitoring, ceramic capacitors, dc 
link, electrolytic capacitors, film capacitors, reliability.  
I. INTRODUCTION 
C-LINK capacitors are an important part in the majority of 
electronic converters, which contribute to suppressing 
dc-link voltage ripple, absorbing harmonics, and balance the 
instantaneous power difference between the front-end and 
rear-end of converter systems [1], [2]. In some applications, 
they are also served to provide sufficient energy for transient 
and abnormal operations [3], [4]. However, capacitors are 
sensitive to thermal and electrical stresses and have the main 
disadvantage of finite lifespan and high degradation failure rate 
[6]−[8]. As reported in [8], about 30% of the faults in 
converters are caused by the degradation of capacitors, which 
makes them to be considered as the weakest link in power 
electronic systems [8]. With regard to this, monitoring the 
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degradation state of capacitors and scheduling maintenance 
before serious degradation or break down occurs have great 
significance for ensuring the reliable operation of dc-link 
applications and preventing possible catastrophic failures [9], 
[10].  
In the last two decades, many efforts [11]−[101] have been 
made to realize the condition monitoring (CM) for capacitors in 
dc-link applications. Some of them are designed for capacitors 
dismantled from converters, i.e., offline schemes [11]−[24]. 
Others are implemented on-site in a real system, i.e., real-online 
and quasi-online schemes. Here, different types of dc-link 
applications are considered, such as adjustable speed drive 
(ASD) systems [25]−[47], photovoltaic (PV) grid-connected 
inverters [48]−[55], power factor correction (PFC) converters 
[56]−[61], and dc/dc buck and boost converters [62]−[101]. 
Moreover, the implementation methods are various. Some 
schemes monitor the dc-link capacitors using the existing 
voltage and current information, which can be obtained directly 
from controllers. Others are based on the signals sampled from 
additional hardware circuits and sensors. Generally, the 
research objective and implementation methods of condition 
monitoring are various. It is of great necessity to review these 
CM techniques for the following purposes.  
1) Summarize the existing CM techniques and provide a 
reference for the researchers in this field. 
2) Benchmark different CM schemes and identify the 
advantages and limitations of them, in order to provide 
suggestions for industrial application. 
3) Analyze the existing challenges and explore future 
research opportunities. 
Recently, some overview papers have been published to 
review the CM techniques for dc-link capacitors. In [102], 
Wang et al. reviewed the reliability of dc-link capacitors. 
However, their work mainly focuses on the reliability-oriented 
design. Only a brief discussion on the condition monitoring of 
dc-link capacitors is given. On this basis, Soliman et al. [103] 
give a review of the condition monitoring of capacitors in 
power electronic converters. Their work mainly focuses on the 
classification of the CM techniques. Based on three-category 
classification methods, the CM techniques are reviewed. 
Although the above-mentioned review papers give a 
comparison and analysis for CM techniques of capacitors, there 
are the following limitations.  
1) A large amount of latest CM techniques for dc-link 
capacitors have emerged in recent years, which are not 
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considered in [102], [103]. Thereby, it is worth to 
investigate and discuss on the feasibility of the new 
state-of-the-art techniques.  
2) A comprehensive design procedure of condition 
monitoring for capacitors is not given in [102], [103], 
which is important for industry application and academic 
research.  
3) There is a lack of summarizing of monitoring principles 
and how to obtain the possible CM methods based on the 
basic principles.  
4) No assessment of CM schemes for different types of 
dc-link applications is provided. For a certain type of 
converter, such as ASD systems, PV inverters, it is 
difficult to compare the existing CM schemes. 
Therefore, the main goal of this paper is to provide a better 
understanding of both industry and academia on the suitability, 
feasibility, and implementation of CM schemes by answering 
the following: 1) What are the possible methods for the 
condition monitoring of capacitors and how to implement them? 
2) For a given dc-link application (e.g., ASD systems), what is 
the difference between the existing CM schemes and how to 
choose the best one? To answer these questions, this paper 
gives an overview with emphasis on the derivation of CM 
methods and the discussion of different types of dc-link 
applications. The main contribution is given as follows.   
1) A comprehensive design procedure of condition 
monitoring for capacitors is presented.  
2) Summarizes the main capacitor parameters estimation 
principles and derives the various possible CM methods in 
a step-by-step manner. 
3) Discussion and comparison of the existing CM schemes 
for main dc-link applications including ASD systems, PV 
inverters, PFC converters, and dc/dc converters. Based on 
this, giving suggested solutions for industrial applications.  
This paper is organized as follows: Section II presents the 
design procedure of condition monitoring for capacitors. The 
derivation of CM methods is introduced in Section III. Section 
IV to Section VII are dedicated to suitability investigation of 
CM techniques for different types of dc-link applications. 
Finally, the suggested solutions for industrial applications, 
future challenges, and opportunities are drawn in Section VIII.  
II. DESIGN PROCEDURE FOR CONDITION MONITORING OF 
DC-LINK CAPACITORS 
A. Capacitors for DC-Link Applications 
The typical structure of power electronic systems with 
dc-link capacitors is shown in Fig. 1. Based on the ripple 
current limitation of capacitors, a capacitor bank is usually 
placed at dc link based on series-parallel configuration. 
Generally, three types of capacitors are used in dc-link 
applications, which are the Aluminum Electrolytic Capacitors 
(Al-Caps), Metallized Polypropylene Film Capacitors 
(MPPF-Caps),  and Multi -Layer Ceramic Capacitors 
(MLC-Caps) [102]. Fig. 2(a) shows a simplified model of the 
three types of capacitors, where C is the capacitance, RESR and 
LESL represent the equivalent series resistance (ESR) and the 
equivalent series inductance (ESL), Rp denotes the insulation 
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Fig. 1.  Typical structure of power electronic systems with dc-link capacitors.  
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Fig. 2.  Equivalent circuit model and impedance characteristics of capacitors. (a) 
Equivalent circuit model. (b) Impedance characteristics. (c) Typical values of f1, 
f2, where the types of Al-Cap, MPPF-Cap, and MLC-Cap are SLPX [104] 
(470  F/450 V ), B32778-JX [105] (480 F/450 V) and 
KCM55WC71E107MH13 [106] (100 F/25 V) respectively. 
resistance. According to the model, the dissipation factor (DF) 
is defined as tanδ = ωRESRC. The impedance ZC of capacitors 
is expressed as 
2
2
C ESR ESL
1
2 .
2
Z R f L
f C


 
    
 
            (1) 
Using (1), Fig. 2(b) shows the impedance characteristics of 
capacitors [103]. It is found that the impedance is dominated by 
the capacitance C in Region I (i.e., low-frequency band, f ≤ f1), 
RESR in Region II (i.e., mid-frequency band, f1 ≤ f  ≤ f2), and LESL 
in Region III (i.e., high-frequency band, f ≥ f2). Taking an 
Al-Cap, an MPPF-Cap and an MLC-Cap as examples, Fig. 2(c) 
gives the typical values of f1 and f2 at 25 °C [104]−[106], where  
the types of capacitor are SLPX (Al-Cap, 470 μF/ 450 V), 
B32778-JX (MPPF-Cap, 480 μF/ 450 V) and 
KCM55WC71E107MH13 (MLC-Cap, 100 μF/ 25 V), 
respectively. Notice that C and RESR are the main degradation 
indicators of capacitors. Thereby, Region I and Region II (i.e., 
low-frequency and mid-frequency bands) are considered for 
CM, which is discussed in the following.  
B. Design Procedure for Condition Monitoring 
With the degradation of dc-link capacitors, a series of 
physical and chemical changes occur in the inside of capacitors,  
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Fig. 3.  Condition monitoring procedure for dc-link capacitors. (a) Condition monitoring procedure. (b) Degradation indicators acquisition methods.   
TABLE I  TYPICAL END-OF-LIFE CRITERIA OF CAPACITORS 
 Al-Caps MPPF-Caps MLC-Caps 
End-of-life 
criteria 
C/C0 < 80% 
RESR/RESR0 > 2 
C/C0 < 95% C/C0 < 90% 
C - capacitance, RESR - equivalent series resistance, C0 -initial capacitance, 
RESR0 -initial equivalent series resistance. 
which will cause electrical parameters (e.g., RESR, C, ZC, DF, 
Rp), and non-electrical parameters (e.g., weight, structure, 
internal temperature, internal pressure) to be changed [107]. 
Generally, these parameters can be chosen as the degradation 
indicators of capacitors. Based on this, Fig. 3(a) presents a 
condition monitoring procedure for dc-link capacitors. It 
mainly includes two steps, i.e., degradation indicators 
acquisition (Step I) and capacitor health status assessment (Step 
II). For Step I, Fig. 3(b) lists some commonly used parameter 
acquisition methods. It is found that industrial instruments 
including weighting meters [108], [109], X-ray image meters 
[110], optical inspection meter [111], acoustic detection meter 
[112], thermography meter [113], etc., are widely used to 
obtain non-electrical parameters. Moreover, internal 
temperature sensors [114] and internal pressure sensors [115] 
are employed to obtain the internal temperature and pressure of 
capacitors. Due to the electrical parameters and non-electrical 
parameters of capacitors are easily influenced by the ambient 
temperature, which should be considered in Step II.  
Considering the electrical characteristics of capacitors, the 
preferred indicators and their change trends for different types 
of capacitors are given in Fig. 3. Notice that some electrical 
parameters, such as ZC, DF, and Rp can indicate the degradation 
of capacitors, however, it is difficult to measure them or use 
them to define the degradation level of capacitors. they are not 
the best lifetime indicators for CM. Similarly, the suitable 
non-electrical indicators are shown in Fig. 3. For Al-Caps, 
MPPF-Caps, and MLC-Caps, the change of internal structure 
can be used for condition monitoring. However, the changes in 
weight, internal pressure, and internal temperature are more 
suitable for Al-Caps.  
Generally, electrical parameters can be measured using LCR 
meter, impedance analyzer, etc. However, parameter estimation 
based methods are widely used to estimate the electrical 
parameters of dc-link capacitors due to the capacitors are not 
needed to be dismantled from converters in most cases, which 
will be detailed discussed in Section III. 
1) End-of-Life Criteria 
As mentioned above, RESR and C are the preferred electrical 
indicators for the condition monitoring of capacitors. In [102], 
the typical end-of-life criteria for Al-Caps, MPPF-Caps, and 
MLC-Caps have been summarized, as shown in Table I. 
Different from the electrical parameters, the non-electrical 
parameters of capacitors are dependent on capacity, materials, 
rated voltages and currents. Hence, there are no uniform 
end-of-life criteria for capacitors when choosing the 
non-electrical parameters as the degradation indicators. 
Generally, two categories of methods are applied to define the 
end-of-life criteria of capacitors.  
One category is to construct the relationship between 
electrical parameters and non-electrical parameters, i.e., data 
translation method. For Al-Caps, capacitor weight, internal 
pressure, and internal temperature are suitable non-electrical 
indicators. Taking weight loss as an example, Fig. 4(a) shows 
the average weight loss of an Al-Cap (Nichicon PW series, 
450 V/68 F), Fig. 4(b) gives the relationship between weight 
loss and RESR changes [108]. It is found that the weight of 
capacitors decreases with the degradation of capacitors, the 
critical weight loss can be defined at a 200% increase in RESR. 
However, the weight change is in milligrams, which requires 
high-accuracy measurement devices.  
Another non-electrical parameter based method is to identify 
the failure status of capacitors using the structure change of 
capacitors. Taking the X-ray image based method as an 
example, Fig. 4(c) shows the X-ray images of a healthy Al-Cap 
and a failure Al-Cap. However, due to the uncertainty of 
structure change, it is difficult to construct the relationship 
between the electrical parameters and structure change. 
Similarly, the main physical degradation indicator of 
MLC-Caps and MPPF-Caps is the structure change of 
capacitors [e.g., internal crack of MLC-Caps, as shown in Fig. 
4(d)], which is difficult to construct the relationship between 
the electrical parameters and non-electrical parameters. Usually, 
some data training algorithms are used to distinguish the 
damaged and undamaged capacitors. In [112], an acoustics 
detection based method is applied to detect the micro-crack of 
capacitors, as shown in Fig. 4(e).  
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Fig. 4.  Example of CM methods based on non-electrical parameters. (a) 
Average weight loss of a type of Al-Cap (Nichicon PW series, 450 V/68 F) 
[108]. (b) Weight loss versus RESR changes of this type of Al-Cap [108]. (c) 
X-ray images of a healthy Al-Cap and a failure Al-Cap [109]. (d) 
Thermography and X-ray image of a failure MLC-Cap [113]. (e) Acoustic 
response of a failure MLC-Cap [112]. (f) SVM classifier fitted into observed 
MLC-Cap features [112].  
Based on the acoustic response of MLC-Caps, the damaged and 
undamaged capacitors can be distinguished using a support 
vector machine (SVM) classifier, as shown in Fig. 4(f).  
In summary, non-electrical parameters based CM schemes 
generally required high-cost measurement instruments. 
Moreover, there are no uniform end-of-life criteria, which are 
not the best schemes for condition monitoring.  
2) Degradation Models 
Degradation models are used to calculate the remaining 
useful lifetime (RUL) of capacitors, which are generally based 
on electrical parameters. A simple degradation model of 
Al-Caps is described as [116], [117] 
   
  Al
0 Al
ESR ESR0
1

   

 
B t
C t C A t
R t R e
                           (2) 
where t represents the operation time, C0 and RESR0 are the 
initial capacitance and ESR, respectively. AAl and BAl describe 
temperature-dependent degradation rates, which can be 
determined experimentally. For MPPF-Caps, the degradation 
model based on C is defined as [118] 
   1MPPF 1 2=
t
C t A e

 
 
                         (3) 
where AMPPF is a parameter which depends on C0, and 1, 2 
depend on the component characteristics and the applied  
TABLE II  EXPERIMENTAL PARAMETERS OF DEGRADATION MODELS  
Cap. types Experimental parameters Test condition 
Al-Cap [116] 
Aal = −4.899×10
−6
,  
Bal = 9.547×10
−5 
300 kHz @ 
54.85−126.85°C 
MPPF-Cap 
[118] 
1 = 4.91×10
−8, 2 =0.001 
Rated voltage  
@ 85 °C 
MLC-Cap 
[119] 
k equals to 0 (for COG-type), 2.5 
(for X7R-type), 7 (for Y5V-type). 
2 times rated 
voltage @ 125°C 
 
-20 0 20 40 60 80
0
2
4
6
Data
Fitted
RES R at 10 kHz
RES R at 120 Hz
Ambient temperature (°C)
R
E
S
R
 (
Ω
)
(a)
-20 0 20 40 60 80
100
200
300
400
500
Data
Fitted
C at 120 Hz
C at 10 kHz
C
 (
μ
F
)
Ambient temperature (°C)
(b)
11.650.27 1.24
x
y e
 
 
   
12.380.19 1.16
x
y e
 
 
   
41.62489 38.13
x
y e
 
 
   
20.29440 147.1
x
y e
 
 
   
 
Fig. 5.  RESR and C variations versus temperature of a new capacitor (Type: 
SLPX 470 μF/ 450 V, datasheet [104]). (a) RESR versus temperature. (b) C 
versus temperature. 
stresses. Similarly, the degradation model of MLC-Caps is 
[119] 
   0= 1 logC t C k t                            (4) 
where k represents the maximum percent capacitance loss per 
decade hour, which is changed with the materials of capacitors.  
Taking the experimental results in [116], [118], and [119] as 
examples, Table II lists the experimental parameters of 
degradation models.  
3) Electrical Parameters Calibration 
It is noticed that the electrical parameters of capacitors are 
easily influenced by the operating frequency, ambient 
temperature, which needs to be calibrated in condition 
monitoring systems [120], [121]. Usually, the operating 
frequency of capacitors in converters is dependent on the 
known switching frequency, however, the ambient temperature 
is changing. Taking the Al-Cap (Type: SLPX 470 μF/ 450 V) as 
an example, Figs. 5(a) and 5(b) show RESR and C variations 
versus temperature, respectively [104], which are given from a 
manufacturer datasheet. It is found that C increases as the 
ambient temperature Ta increases and RESR decreases as Ta 
increases. The relationship between RESR, C of a new capacitor 
and ambient temperature is given as [59] 
 
 
a Al
a Al
ESR a Al Al
min a max
a Al Al
,


 
 


  
 
 
T
T
R T e
T T T
C T e
               (5) 
where αAl, βAl, γAl, χAl, λAl, and νAl are characteristics 
coefficients of capacitors, which are determined experimentally. 
Tmin and Tmax represent the minimum and maximum operating 
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temperatures of capacitors respectively, which are defined by 
the manufactures. For SLPX-type capacitors, Tmin and Tmax are 
−40 °C and +85 °C, respectively. Referring to Fig. 5, the 
variations of RESR and C at different frequencies are different. 
Therefore, it is needed to define the estimation frequency to 
establish the relationships in (5) before condition monitoring. 
Assuming the estimation frequencies of RESR and C are 10 kHz 
and 120 Hz respectively, αAl, βAl, γAl, χAl, λAl, and νAl of this type 
of capacitor are 0.19, 1.16, 12.38, 489, −38.13, and 41.62, 
respectively. Notice that the relationship between C and Ta in (5) 
is based on the physical meaning of capacitors. It also can be 
written as C(Ta) = χAl+λAl×Ta+νAl×Ta2 [56], which is based on 
the polynomial fitting. Here, χAl,, λAl, and νAl are 448.5, 0.84, 
and −0.0049, respectively. Although the relationship between 
RESR, C, and Ta can be constructed, it is recommended to 
monitor the capacitors at a relatively low temperature (e.g. 
25 °C) due to the influence of degradation on RESR and C is not 
significant at high temperatures [31].  
The capacitance C of MPPF-Caps and MLC-Caps are also 
influenced by the temperature. For MPPF-Caps, the effects of 
temperature on C are dependent on the capacitor materials. For 
polypropylene (PP) capacitors, C decreases as the ambient 
temperature increases. For polyethylene terephthalate (PET) 
and Polyethylene naphthalate (PEN) capacitors, C increases as 
the ambient temperature increases. Generally, the relationship 
between ambient temperature Ta and capacitance is [122] 
   a MPPF 20 C a test test=C T C T T C                     (6) 
where Ctest and Ttest are the capacitance and temperature under 
the testing condition, C20°C is the reference capacitance at 20 °C. 
αMPPF is the temperature coefficient,αMPPF of PP, PET, and PEN 
capacitors are −25010−6/K, 60010−6/K, and 20010−6/K 
respectively. Similarly, the relationships between ambient 
temperature Ta and capacitance of MLC-Caps can be 
constructed. Taking Class I MLC-CAps as an example, the 
relationship is [123] 
   a MLC test a test test=   C T C T T C               (7) 
where Ctest represents the capacitance at Ttest (i.e., 25 °C). 
According to the result of data fitting [124], αMLC is defined as 
0.001629. For Class II and Class III ceramic capacitors, the 
relationship between C and Ta can also be constructed in the 
same way.  
III. DERIVATION OF CM METHODS FOR DC-LINK 
CAPACITORS 
Comparing with industrial instruments measurement based 
methods, the parameters estimation based methods are more 
economic, which can be implemented without impairing the 
power converter operation. Fig. 6 presents a derivation 
procedure for parameters estimation methods of dc-link 
capacitors. The key steps are discussed as follows.  
A. Parameters Estimation Principles 
According to the dependence on the capacitor model, two 
main categories of principles are generally used to estimate the 
electrical parameters of dc-link capacitors. One is to estimate 
the parameters based on the capacitor impedance model, 
another is independent of the capacitor model. Furthermore, 
according to the type of needed electrical signals, the first 
category principle includes two sub-types, i.e., periodic 
small-signal ripples based principle (Principle I) and 
non-periodic large-signal charging/discharging profiles based 
principle (Principle II). The second category principle treats the 
power electronic system as a black box, which does not need 
the specific capacitor model and converter model. Here, we 
define it as Principle III (i.e., black-box model). 
Fig. 6(a) shows the equivalent circuit of dc-link capacitors, 
where vCAP and iC denote the voltage and current of capacitors 
respectively. Based on Ohm’s law, the capacitor voltage ripple 
∆vCAP and capacitor current ripple ∆iC having the following 
relationship 
     
 C
CAP C ESR C ESL
0
1
+ .    
t di t
v t i t dt R i t L
C dt
  (8) 
Considering that LESL is very small (on the order of 10−100 nH 
[41]) at the working frequency of converters (i.e., low-and 
mid-frequency bands in Fig. 2), which can be ignored in dc-link 
capacitors. Hence, (8) can be written as  
     CAP C ESR C
0
1
.   
t
v t i t dt R i t
C
              (9) 
Furthermore, ∆vCAP at low-frequency band and 
mid-frequency band can be simplified as 
   CAP_LF C_LF
0
1
  
t
v t i t dt
C
                    (10) 
   CAP_MF ESR C_MF  v t R i t                   (11) 
where ∆vCAP_LF, ∆iC_LF denote the ripples at low-frequency 
band, and ∆vCAP_MF, ∆iC_MF indicate them at mid-frequency 
band. From (10) and (11), C and RESR can be estimated as  
 
 C_LF
0
CAP_LF
1

 
t
C i t dt
v t
                    (12) 
 
 
CAP_MF
ESR
C_MF
.



v t
R
i t
                            (13) 
From (12) and (13), it is easily found that C is inversely 
proportional to the voltage ripple ∆vCAP and RESR is proportional 
to ∆vCAP for a given iC. Hence, (12) and (13) can be simplified 
as (14) and (15) when iC is given.  
CAP_LF1 C v                                (14) 
ESR CAP_MF. R v                             (15) 
Referring to (11), the main power loss of capacitors is caused 
by RESR. Considering different harmonic frequencies, the total 
power loss Ploss of capacitors is  
2
loss ESR, C_RMS,
1

n
k k
k
P R I                        (16) 
where RESR,k and IC_RMS,k represent the ESR and the root mean 
square (RMS) current for each harmonic k [126]. Although (16) 
can be used to calculate ESR, it is difficult to determine RESR,k 
for each harmonic k. Moreover, the end-of-life criteria (e.g., 
RESR/RESR0 > 2) provided by manufacturers are usually based on 
a frequency region (i.e., mid-frequency band) without 
considering a specified frequency. As discussed in [38], RESR 
calculated by the average power loss Ploss and the total RMS 
current IC_RMS can approximately represent the actual ESR of 
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1) The methods 1A and 1E, 1B and 1F, 1C and 1G, 1D and 1H can be grouped together respectively when using  (9). Here, C and RES R areNote: 
2) Fig. 6(b), Eqs. (17) and (18) are examples of Principle II. For different charging or discharging modes, the profiles and equations are different.
approximately estimated under the same frequency, such as low frequency or mid frequency. 
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Fig. 6.  Derivation procedure for parameters estimation methods of dc-link capacitors.  
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capacitors in power electronic converters. Therefore, RESR is 
approximately calculated as  
   
 C_RMS
CAP C
loss 0
ESR 2
2
C
0
= .
   



t
t
v t i t dtP
R
I i t dt
           (17) 
Principle II is based on the large-signal discharging/charging 
profile, as shown in Fig. 6(b). The left part of Fig. 6(b) shows 
the equivalent circuit of capacitor discharging and charging 
schemes, where Req and R'eq represent the equivalent resistances 
of discharging circuits and charging circuits respectively. The 
right part gives the discharging and charging profiles, where, 
Vdc denotes the reference value of capacitor voltage. During the 
discharging period, the capacitor voltage is expressed as  
   eq ESRCAP dc .



t
R R C
v t V e                        (18) 
During the charging period, the capacitor voltage is  
   eq ESRCAP dc dc .

 
  
t
R R C
v t V V e                  (19) 
By solving (17) and (18), RESR and C can be estimated.  
Principle III is based on the black-box model, as shown in 
Fig. 6(c). Here, the power electronic system to be monitored is 
treated as a black box. Taking the voltage and current signals of 
systems as input data, the capacitor parameters can be 
estimated using data training algorithms (e.g., artificial neural 
network) without considering the specific capacitor model and 
converter model. The relationship between capacitor 
parameters and input signals can be obtained using training 
algorithms, i.e.,  
u = f(x0, x1 …, xn)                           (20) 
where u0 … uy denote the output capacitor parameters, and x0, 
x1 …, xn are the input training data.  
B. Derivation of Condition Monitoring Methods 
Based on the three key principles, the condition monitoring 
methods for dc-link capacitors can be derived in a step by step 
manner. There exist 16 derived methods, as shown in Fig. 6.  
1) Derived Methods based on Principle I 
There exist 11 derived methods based on Principle I, where 
methods 1A and 1E use the voltage ripple to approximately 
estimate the capacitor parameters without dependency on the 
capacitor current. The methods 1B−1D, 1F−1H and 1I−1K 
utilize sampled or estimated capacitor current to calculate RESR 
or C, which are illustrated using the examples in Fig. 7.  
Fig. 7(a) shows an implementation example of methods 1B 
and 1F. Here, the capacitor current is directly sampled by a 
current sensor. To accurately obtain RESR or C, a band-pass 
filter and a low-pass filter are required respectively. To avoid 
using capacitor current sensors, the methods 1C and 1G utilize 
the circuit operation model to indirectly obtain iC. Referring to 
Fig. 7(b), taking a buck converter as an example, it is easily 
found that iC = iL−io, where iL and io are inductor current and 
load current respectively. 
The implementation of schemes 1D and 1H can be divided 
into two categories. One is to inject current into the tested 
capacitor directly, as shown in Fig. 7(d). Here, a signal 
generation circuit including a signal generator and a power 
amplifier is employed to inject current signals at given 
frequencies to the tested capacitor. The injected signal can be 
sinusoidal waves, square waves, triangle waves, etc. Another is 
to inject a perturbation signal into the power electronic systems. 
Taking a photovoltaic (PV) grid-connected inverter as an 
example, Fig. 7(e) gives the implementation scheme. Here, a 
current at hth harmonic frequency is injected into the grid, 
which causes (h−1)th and (h+1)th voltage and current ripples 
to appear on the dc-link capacitors. Then, RESR and C can be 
estimated using the voltage and current ripples at (h−1)th or 
(h+1)th. 
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Fig. 7.  Implementation examples of derived methods based on Principle I. (a) Example of methods 1B and 1F. (b) Example of methods 1C and 1G based on a buck 
converter. (c) Examples of methods 1I. (d) Example of method 1D and 1H, here, extra signals are injected to capacitors. (e) Example of method 1D and 1H based on 
a PV inverter, here, extra signals are injected to systems. 
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TABLE III  DESCRIPTION OF DERIVED METHODS 1A−1H 
Derived methods Description 
1A, 1E Capacitor voltage based methods 
1B, 1F Capacitor current sensor based methods 
1C, 1G Circuit operation model based methods 
1D, 1H External signal injection based methods 
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Fig. 8.  Implementation examples of derived methods based on Principles II and 
III. (a) Example of method 2C based on an MMC. (b) Example of method 2D 
based on a buck converter. (c) Example of method 3A. 
Notice that the methods 1A and 1E, 1B and 1F, 1C and 1G, 
1D and 1H can be grouped together respectively when using (9). 
The description is listed in Table III. Here, C and RESR are 
approximately estimated under the same frequency, such as low 
frequency or mid frequency.  
According to (17), RESR can be calculated using power losses 
of capacitors. Fig. 7(c) shows the implementation of the method 
1I. It is similar to the method 1B, however, a band-pass filter is 
not required. The implementation of method 1J and 1K are 
similar to 1G and 1H, respectively.  
2) Derived Methods based on Principles II and III 
There exist 4 derived methods based on Principle II, where 
2A, 2B are based on the discharging profile, and 2C, 2D are 
based on the charging profile.  
The methods 2A and 2C obtain the discharging or charging 
profiles during the shutdown process or start-up process of 
converters. Referring to Fig. 6(b), during the shutdown process 
of converter, the dc-link capacitors discharge through the 
equivalent resistor Req. The capacitor parameters can be 
estimated based on the discharging profile and (18). During the 
start-up process of converter, the capacitors charge through R'eq. 
The capacitor parameters can be estimated based on the 
Note: FFT-fast Fourier transform, DFT-discrete Fourier transform,LMS-least 
mean squares,RLS-recursive least squares, IL S-itera tive  least squa res, 
ANN-artificial neural network, ANFIS-adaptive neuro fuzzy inference system,
WT-wavelet transform. 
 Frequency decomposition 
(FFT, DFT, Goertzel, etc.)
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Function of algorithms 
Data training
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For 1D,1H,2A 2D For method 3A
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...
Filtering algorithm 
Parameters
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WT denoising
Sampling signals
RES R,
C ...
 
Fig. 9.  Data processing procedure for condition monitoring.  
charging profile and (19). Taking modular multilevel 
converters (MMCs) as an example, the left part of Fig. 8(a) 
shows the circuit of a three-phase MMC, which including the 
detailed circuit of a sub-module (SM) [127]. During the 
DC-side start-up process, the power switches S1 turns OFF and 
Sa turns ON, the equivalent circuit of a signal-phase MMC is 
given in the right part of Fig. 8(a). Here, Rs and Rs_eq represent 
the equivalent start-up resistance with/without considering the 
resistance of diodes, N denotes the number of SM in each arm, 
Ci and Ri are the capacitance and resistance of the i-th SM. 
Referring to the right part of Fig. 8(a), the capacitors are 
charged through Rs_eq during this start-up process. Assuming 
each SM has the same phase current iph and the same capacitor 
voltage vCi, the capacitances can be estimated using the 
equivalent DC voltage Vdc_eq, Rs_eq and the charging profile [see 
Fig. 6(b)]. 
Similar to the shutdown and start-up processes, the 
capacitors will be discharged or charged during transients. 
Taking buck converters as examples, Fig. 8(b) shows the 
voltage profile (i.e., capacitor charging profile) during an 
unloading transient. Based on the relationship between 
charging profile and capacitor parameters, RESR and C can be 
estimated [99].  
The method 3A is based on Principle III, an implementation 
example is shown in Fig. 8(c). Here, an artificial neural network 
(ANN) algorithm is used to estimate the capacitance for an 
ac/dc/ac system. Taking dc-link voltage and output current as 
training data, the capacitance can be estimated based on the 
data training algorithm.  
C. Data Processing  
Referring to Fig. 6, data processing is a key link of the 
condition monitoring for dc-link capacitors. Fig. 9 shows the 
general procedure of data processing for condition monitoring. 
First, the sampling signals are filtered using filtering algorithms 
including median value filtering, Kalman filtering, wavelet 
transform denoising, etc. Then parameter estimation algorithms 
are employed to obtain capacitor parameters. For methods 1B, 
1C, 1F,1G, and 1K, the key issue is to obtain the low-frequency 
or mid-frequency components of capacitor voltage and 
capacitor current. Usually, frequency decomposition 
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algorithms including fast Fourier transform (FFT) algorithm, 
discrete Fourier transform (DFT) algorithm, Goertzel algorithm, 
etc., are used to extract the low-frequency or mid-frequency 
components of vCAP and iC.  
For methods 1D, 1H, and 2A−2D, adaptive filter algorithms 
including least mean squares (LMS) algorithm, recursive least 
squares (RLS) algorithm, iterative least squares (ILS) 
algorithm, etc. are widely used to identify RESR and C in 
equations (9)–(11), (18) and (19). Moreover, some 
optimization algorithms, such as particle swarm optimization 
(PSO) algorithm, genetic algorithm (GA) can be used to 
identify capacitor parameters.   
For method 3A, data training algorithms including artificial 
neural network (ANN) algorithm, adaptive neuro-fuzzy 
inference system (ANFIS) algorithm, support vector regression 
(SVR) algorithm, etc., are widely used for condition 
monitoring.  
IV. APPLICATION OF DERIVED CONDITION MONITORING 
METHODS 
A. Overview of the Application of CM Methods 
Based on the derived methods, various condition monitoring 
techniques for dc-link capacitors have been proposed in 
[11]–[109]. Fig. 10 gives the development history of these 
techniques. It is found that the research on the condition 
monitoring techniques for dc-link capacitors started at the end 
of the 1990s, and it has become a hot issue in the past decade. 
Fig. 11(a) shows a statistical analysis of CM techniques for 
different types of dc-link applications, where the offline 
schemes estimate the capacitor parameters under the case that 
the capacitors are dismantled from converters, which can be 
applied for all types of converters. Different from offline 
schemes, real-online or quasi-online schemes (CM under 
special test conditions, such as start-up and shutdown process) 
can be implemented on-site in a real system, which are widely 
used for condition monitoring of capacitors in adjustable speed 
drive (ASD) systems, photovoltaic (PV) inverters, power factor 
correction (PFC) converters, dc/dc converters, etc.  
From Fig. 11(a), it is found that the dc-dc converters and 
ac/dc/ac or dc/ac ASD systems are the most popular research 
objectives. More than 60% of CM techniques are proposed for 
these two types of applications. For different dc-link 
applications, Fig. 11(b) gives the distribution of CM methods, 
where the ordinate shows the number of applied methods. 
Taking ASD systems and dc/dc converters as examples, it is 
found the signal injection based method (1D, 1H) and circuit 
operation model based method (1C, 1G) are widely used 
respectively. Moreover, from the perspective of availability, 
Fig. 11(b) illustrates that the real-online scheme is the most 
popular one for CM.  
For different types of dc-link applications, the detailed 
discussions of CM methods are given in Section V to Section 
VII. Offline monitoring techniques are independent of 
topologies of converters, which are investigated in the 
following part. 
B. Offline Monitoring Techniques 
1) Implementation of offline monitoring schemes  
Generally, industrial instruments including LCR meter, 
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Fig. 10.  Development history of the condition monitoring techniques for dc-link capacitors. 
IEEE TRANSACTIONS ON POWER ELECTRONICS 
 
15%
25%
9%
7%
44%
0
10
20
30
40
50
60
 
22
3
6
2
3 3
25
13
8
3
4
1
2 2
4
3
5
0
5
10
15
20
25  
 
 
 
 
 
N
u
m
b
e
r 
o
f 
a
p
p
li
e
d
 m
e
th
o
d
s
1A,1E 1B,1F
3A2B,2D
2A,2C1I,1J,1K1D,1H
1C,1G
D
is
tr
ib
u
ti
o
n
 (
%
)
Offline
scheme
ASD
system
PFC DC/DCPV
inverter converter converter
Offline
scheme
ASD
system
PFC DC/DCPV
inverter converter converter
(a) (b)
Real-online or quasi-online schemes
Quasi online Real online Offline
 
Fig. 11.  Statistics of condition monitoring techniques for dc-link applications. (a) Statistics of research objects. (b) Condition monitoring schemes for different 
types of dc-link applications.  
(c) (d) (e)(b)(a)
R1
iC
L1 Capacitors
iC
R2Signal generator
vin
S1 R3
R4
iC
vin
S2
S3
R5
iC
vin
S4
R6
L2
D
iC
S
P
W
M
T=2π/ω
vCAP
iC
t
t
vCAP
iC
t
t
vCAP
iC
t
t
vCAP
iC
t
t
vCAP
iC
t
t
Signal generator Capacitors Capacitors Capacitors Capacitors
vin vinvCAP vCAP vCAP vCAP vCAP
C
RES R
C
RES R
C
RES R
C
RES R
C
RES R
 
Fig. 12.  Schematics of CM schemes for dismantled capacitors, here, LESL is ignored. (a) LC circuit with sinusoidal signal injection scheme. [12]. (b) RC circuit with 
sinusoidal signal injection scheme [13]−[19]. (c) Charge-discharge circuit scheme [19], [20]. (d) Square wave signal injection scheme [21], [22]. (e) Buck converter 
scheme [23].  
impedance analyzer, etc., can be used for the offline 
measurement of RESR and C of capacitors. Considering the high 
price of these instruments, various low-cost offline 
measurement techniques have been presented in [11]−[24]. 
Ignoring LESL, a simple offline scheme is shown in Fig. 12 (a). 
Here, a sinusoidal signal is injected into an LC circuit, then RESR 
near the resonance frequency ω of an Al-Cap is estimated as 
[11], [12]  
2
CAP 1
ESR 2
in
1

 
  
 
v L C
R C
v
                    (21) 
where vin is the injected sinusoidal signal. However, this 
scheme ignores the effect of frequency on RESR and C.  
To overcome the aforementioned shortcomings, [13]−[19] 
use an RC circuit to estimate the capacitor parameters. 
Referring to Fig. 12(b), a modulated sinusoidal signal is 
injected to the RC circuit, which causes sinusoidal voltage vCAP 
and current iC on the capacitor. According to the relationship 
between vCAP and iC, RESR and C can be estimated by using 
analysis algorithms, such as Laplace transform [13], 
Newton-Raphson (NR) algorithm [14], [15], discrete Fourier 
transform (DFT) [16], [17], and least mean square (LMS) 
algorithm [18]−[19]. 
Besides the sinusoidal signal generation circuit, a 
charge-discharge circuit is proposed in [19], [20], as shown in 
Fig. 12(c). Using the LMS algorithm, the capacitor parameters 
are calculated based on the relationship between vCAP and iC. In 
[21], [22], another RC circuit scheme is proposed, as shown in 
Fig. 12(d). Here, the injection signal is a square wave, which is 
different from that of Fig. 12(b). Using vCAP and vin, C and RESR 
are estimated at low-frequency and high-frequency bands 
respectively. Referring to Fig. 12(e), a buck converter with a 
sinusoidal pulse width modulator (SPWM) is also proposed for 
offline measurement of capacitors [23]. Using DFT, RESR and C 
are calculated based on the analysis of vCAP and iC.  
All of the above-mentioned schemes are implemented based 
on methods 1D and 1H. Different from that, [24] utilizes the 
power loss on capacitors to estimate capacitor parameters. 
Referring to Fig. 12(b), a low-frequency sinusoidal current is 
injected into the capacitor, then RESR and C are calculated as  
 
   
2
ESR
0
2 2 2
CAP ESR
0 0
=
2




   
    
   

 
T
C
T T
C
R PT i t dt
C T v t dt i t dt R
      (22) 
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TABLE IV  ESTIMATION ERROR OF SINUSOIDAL WAVE INJECTION CIRCUIT 
WITH DIFFERENT ALGORITHM  
Injection 
signal 
Methods 
Algori- 
thms 
Error of C δC 
Error of RESR 
δR 
Ref. 
Sinusoidal 
wave circuit 
[Fig. 12(b)] 
1D, 1H 
Laplace δC_120Hz=17.6% δR_750Hz=18% 
[13] 
[14] 
NR δC_120Hz=1.5% δR_120Hz=19.8% [14] 
DFT δC_120Hz =1.5% δR_1kHz=5.9% [17] 
LMS δC_120Hz =0.8% δR_1kHz=0.3% [19] 
1K N/A δC_50Hz=4.7% δR_50Hz=3.5% [24] 
NR-Newton Raphson algorithm, DFT-discrete Fourier transform algorithm, 
LMS-least mean square algorithm. 
TABLE V  ESTIMATION ERROR FOR DIFFERENT TYPES OF SIGNAL-INJECTION 
CIRCUIT  
Signal injection 
circuit 
Algorithms Error of C δC 
Error of RESR 
δR 
Ref. 
Sinusoidal wave 
circuit [Fig. 12(b)] 
LMS 
δC_120Hz =0.8% 
δC_1kHz =0.3% 
δR_120Hz =1.6% 
δR_1kHz=9.7% 
[19] 
Charge-discharge 
circuit [Fig. 12(c)] 
LMS 
δC_120Hz =1.9% 
δC_1kHz =1% 
δR_120Hz =4.1% 
δR_1kHz=0.4% 
[19] 
Square-wave circuit 
[Fig. 12(d)] 
N/A δC_1kHz=4.9% δR_150kHz=8.8% [22] 
Buck converter [Fig. 
12(e)] 
DFT N/A δR_1kHz=3% [23] 
LMS-least mean square algorithm, DFT-discrete Fourier transform algorithm. 
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Fig. 13.  Adjustable speed drive (ASD) system with a front-end diode rectifier 
[26] , here, LESL is ignored. (a) System structure. (b) Capacitor voltage ripple 
and current ripple.  
where T is the period of the sinusoidal signal and P is the 
capacitor average power. 
2) Discussion of offline monitoring schemes  
As mentioned above, the offline schemes are mainly based 
on methods 1D, 1H and 1K (i.e., signal injection scheme). 
Various data processing algorithms including Laplace 
transform, DFT, LMS, etc., are used. To compare the 
estimation accuracy of these algorithms, Table IV lists the 
estimation errors of C and RESR. Here, sinusoidal signal 
injection scheme [see Fig. 12(b)] is taken as examples. It 
illustrates that the estimation errors of the Laplace transform 
and NR algorithm are relatively high. And, the NR algorithm is 
not suitable for the estimation of RESR. For the DFT algorithm 
and LMS algorithm, their estimation errors are relatively low 
and the error of the LMS algorithm is minimum.  
To compare the estimation accuracy of different types of 
signal injection circuit, Table V summarize the estimation error  
of these schemes. Due to the lack of data processing algorithms, 
the estimation accuracy of square-wave circuit [see Fig. 12(d)] 
is relatively low. For capacitance estimation, the estimation 
accuracy of sinusoidal wave circuit [see Fig. 12(b)] is larger 
than that for charge-discharge circuit [see Fig. 12(c)]. And the 
estimation accuracy decreases as the injection-signal frequency 
increases. For ESR estimation, the charge-discharge circuit [see 
Fig. 12(c)] has a relatively high estimation accuracy. And the 
estimation error decreases as the injection-signal frequency 
increases.  
In summary, a low-frequency sinusoidal current injection 
based scheme is more suitable for capacitance estimation. A 
square-wave current with relatively high frequency is more 
suitable for ESR estimation. 
V. CM FOR CAPACITORS IN AC/DC/AC OR DC/AC ASD 
SYSTEMS 
Adjustable speed drive (ASD) systems are widely used in 
industrial and residential applications. Various CM schemes for 
capacitors in ASD systems have been presented in [25]−[47]. 
A. Implementation of CM Schemes based on Principle I  
1) Capacitor current sensor based methods (1B, 1F) 
A generic structure of two-stage ASD systems with a 
front-end diode rectifier is shown in Fig. 13(a). The  
corresponding dc-link voltage waveform and capacitor current 
waveform are shown in Fig. 13(b). In [25], [26], a CM scheme 
based on 1B and 1F is proposed to estimate the capacitor 
parameters of this system. Firstly, the capacitor voltage ripple 
and current ripple are directly measured by sensors, as shown in 
Fig. 7(a). Then data processing algorithms, such as the Goertzel 
algorithm [25] and fast Fourier transform (FFT) [26] are 
applied to analyze the sampled waveforms. Based on equations 
(12) and (13), C and RESR are estimated using the extracted 
mid-frequency and low-frequency components of capacitor 
current ripple ΔiC and voltage ripple ΔvCAP. 
2) Circuit operation model based methods (1C, 1G) 
To avoid using a capacitor current sensor, [27], [28] 
indirectly obtain capacitor current using ic= ifront− irear, where 
ifront and irear represent the front-end current and rear-end current 
respectively. Referring to Fig. 13(a), when irear = 0, ic equals ifront. 
Based on the estimated capacitor current, RESR and C can be 
calculated using equations (12) and (13).  
3) External signal injection based methods (1D, 1H) 
In [29], [30], a signal injection scheme is proposed to 
estimate the capacitor parameters of ASD systems. Referring to 
Fig. 13(a), condition monitoring is taken when the motor is 
stopped. Here, the contactor K is keeping ON. When S6 is turned 
ON and S1 is controlled by a constant-duty constant-frequency 
PWM, the charge on the capacitor can be discharged through 
the phase a and phase b windings, which causes voltage and 
current ripples on the dc link. The equivalent circuit and 
corresponding waveforms are given in Fig. 14(a) and Fig. 14(b) 
respectively. Using ripples ∆vdc and ∆iC, C and RESR can be 
estimated based on equations (10) and (11). The flowchart is 
shown in Fig. 14(c). In [31], the same method is used for a 
single-phase motor drive system.  
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Fig. 14.  Current injection based scheme [29], here, LESL is ignored. (a) 
Equivalent circuit under CM condition. (b) Key waveforms. (c) Flowchart of 
the monitoring scheme. 
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Fig. 15.  Block diagram for monitoring capacitors in a PWM converter [32], 
here, LESL is ignored. (a) Structure of a PWM converter. (b) Block diagram of a 
signal injection based scheme. 
Besides a diode rectifier, a pulse-width modulation (PWM) 
converter is widely used as the first stage of two-stage ASD 
systems, as shown in Fig. 15(a). In [32]−[35], Dong-Choon et 
al. utilize current injection-based schemes to estimate the 
capacitor parameters of PWM converters [front end of Fig. 
15(a)] and two-stage ac/dc/ac converters. Referring to Fig. 
15(b), at no-load condition, a controlled AC current iinj with a 
lower frequency (30 Hz) than the line frequency is injected into 
the front-end PWM converter, which induces voltage ripples on 
the dc link. Using (10) as well as the extracted vdc and idc at 
30  Hz, C is estimated based on the recursive least square (RLS) 
algorithm [32], i.e., 
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Fig. 16.  Variable resistance network based capacitor discharge scheme [39], 
here, LESL is ignored. (a) Variable resistance network. (b) Discharge profile. (c) 
Flowchart of the monitoring scheme. 
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where BPF[∙] represents the band-pass filter quantity, iC,cal is 
the derived capacitor current based on the system operation 
mode.  
Utilizing the similar schemes, the capacitor parameters of 
three-phase systems or single-phase systems are estimated in 
[33]−[35], where [33] is based on current injection and [34], 
[35] are based on voltage injection. Notice that for an ASD 
system with a front-end uncontrolled rectifier, it is impossible 
to inject current signals into the front end at no-load condition. 
Therefore, [36] injects the AC current signal into the rear-end 
inverter when the motor operates in the regenerative model. 
4) Power losses based method (1I) 
Based on the estimated method in Fig. 7(d), [37], [38] 
calculated RESR using RESR= Pdc,rms/ I
2 
C,rms. In [37], the RMS 
values Pdc,rms, I
2 
C,rms are obtained using analog RMS converters. 
In [38], the RMS values are calculated in a microcontroller.  
B. Implementation of CM Schemes based on Principle II 
Usually, the capacitor discharging profile is obtained during 
the shutdown process of systems. In [39], an auxiliary 
capacitor-discharge network is proposed for two-stage ac/dc/ac 
converters. Referring to Fig. 16 (a), a variable electric network 
(VEN) consisting of auxiliary switches and resistors is 
connected in parallel with dc-link capacitors (individual 
capacitor or capacitor bank). After the converter shuts down, 
the dc-link capacitors are isolated from the power source and 
load. The charge in capacitors can be released through the 
auxiliary resistor net. By controlling the switching of auxiliary 
switches Saux1 and Saux2, a two-period discharge trajectory is 
formulated, as shown in Fig. 16(b). Sampling the discharge 
profile, C and RESR can be estimated based on (18). The 
flowchart is shown in Fig. 16(c). 
Besides the additional discharging path, motor windings and 
impedance networks in the converter systems are used to form a 
discharge path. In [40], a constant-current discharge scheme is  
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Fig. 17.  Constant-current discharge based scheme [40] , here, LESL is ignored. 
(a) Electrical configuration of an electric vehicle. (b) Constant-current 
discharge profiles. 
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Fig. 18.  LC-resonance based capacitor-charge scheme [41], here, LESL is 
ignored. (a) Equivalent circuit under CM condition. (b) Capacitor discharging 
profile. (c) Flowchart of the monitoring scheme. 
proposed to monitoring the capacitors in ASD system for 
electric vehicles. Referring to Fig. 17(a), when the motor is 
stopped, capacitors and inverter are isolated from the power 
source (K1 and K2 are opened). Here, the capacitors start to 
discharge through the windings. By controlling the inverter, the 
capacitors can discharge at a constant current, as shown in Fig. 
17(b). Using the discharge profiles vdc and iC, the capacitance 
can be estimated using (18). In [41], an LC-resonance 
capacitor-discharge profile based scheme is proposed for an 
ASD system [see Fig. 13(a)]. The condition monitoring is taken 
when the system is before start up. Fig. 18(a) shows the 
equivalent circuit of the rear-end inverter under the capacitor 
monitoring condition. By turning on S1 and S2, the capacitor,  
phase a and phase c windings can form an LC-resonant circuit 
during the capacitor discharging period. The discharging 
profile is shown in Fig. 18(b). By sampling the discharge 
trajectories vdc and ias, the capacitance can be calculated by 
iterative least squares (ILS) algorithm. The detailed monitoring 
flowchart is shown in Fig. 18(c).  
Considering the impedance networks in the converter 
systems, a discharging profile based scheme is proposed for 
ASD systems in railway power trains [42], as shown in Fig. 
19(a). When the motor is stopped, the dc-link is isolated from 
the source and motor. By controlling the switch Sbreak, a 
C-LC-R-type discharge path is formed, as shown in Fig. 19(b).  
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Fig. 19.  Capacitor discharge through impedance networks in an ASD system 
for railway power trains [42], here, LESL is ignored. (a) Structure of a general 
traction scheme. (b) Equivalent circuit under CM condition. (c) Discharging 
profile. 
According to the discharging profile in Fig. 19(c), C is 
estimated using LMS algorithm. 
C. Implementation of CM Schemes based on Principle III 
In [43]−[46], artificial neural network (ANN) algorithm 
based schemes are proposed to estimate the capacitor 
parameters of ASD system. An implementation example is 
given in Fig. 8(c). The key issue of these schemes is to obtain 
and define a suitable training data set. To accurately obtain the 
relationship between capacitor parameters and input training 
data (such as input current, input voltage, dc-link voltage, 
output current, output voltage), different capacitance and load 
conditions must be considered in the training process. Besides 
the ANN algorithm, an adaptive neuro-fuzzy inference system 
(ANFIS) algorithm is employed to train data to monitor the 
capacitor health state in [47].  
D. Discussions of CM Schemes for Capacitors in ASD Systems 
Table VI summarizes the CM schemes for capacitors in ASD 
systems. Brief remarks are given as follows.  
1) The derived schemes based on 1B, 1F, and 1I can 
real-online estimate capacitor parameters, however, 
capacitor current sensors, additional signal processing 
circuits, and complex algorithms are required [25], [26], 
[37], [38]. 
2) The derived schemes based on 1C and 1G can real-online 
estimate capacitor parameters without a capacitor current 
sensor. However, the estimation accuracy is relative low 
[27], [28]. 
3) The derived schemes based on 3A are real-online estimate 
schemes, which have relatively estimation accuracy. 
Additional sensors and hardware circuits are not required. 
However, complexly training algorithms and a large 
amount of training data are required, which is the 
maximum challenge [43]−[47].  
4) The derived schemes in [29]–[36] (based on 1D, 1H) and 
[40]–[42] (based on 2A) are quasi-online schemes, 
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without additional current sensors and hardware circuits. 
The estimation accuracy is relatively high, however, some 
complex control of systems needs to be considered. 
In summary, from the perspective of estimation accuracy and 
hardware cost, the schemes based on signal injection (1D, 1H), 
discharging profile (2A), and data training (3A) are 
recommended for condition monitoring of capacitors in ASD 
systems.  
VI. CM FOR CAPACITORS IN PV GRID-CONNECTED 
INVERTERS AND PFC CONVERTERS 
A. CM for Capacitors in PV Grid-connected Inverters 
Single-phase inverters are widely used in photovoltaic (PV) 
systems to feed power from energy sources to the grid. Some 
condition monitoring schemes of capacitors in single-phase 
inverters are presented in [48]−[55]. All of these schemes are 
derived based on Principle I.  
1) Circuit Operation Model based Methods (1C, 1G) 
In [48] a derived scheme based method 1C is proposed to 
estimate C of the input capacitor in a single-phase 
grid-connected PV H4 inverter, as shown in Fig. 20(a). Here, 
the average capacitor current iC is calculated as iC = ipv− iinv = 
ipv− iL(S1S4− S2S3), where S1− S4 are the state of the switches. 
The estimated capacitor current and capacitor voltage 
waveform are shown in Fig. 20(b). The dc-link voltage is 
sampled at two special instants t1 and t2, where average 
capacitor current equals to 0, i.e., iC(t1) = iC(t2) = 0. Thus, the 
capacitance is calculated using (12), i.e.,  
 
   
2
1
C
dc 2 dc 1
.
t
t
i t dt
C
v t v t



                          (24) 
Using the same capacitor current reconstruction method, [49] 
estimates the capacitor impedance at 2nd harmonic frequency 
of a PV inverter as Z2 = Vdc,2/IC,2, where Vdc,2 and IC,2 represent 
the RMS values at 2nd harmonic frequency. 
In [50], a condition monitoring scheme is proposed for a PV 
H5 inverter, as shown in Fig. 20(c), the capacitance is 
calculated during the zero state, i.e., the power switch S5 is 
turned OFF, as shown in Fig. 20(d). Using (10), C is calculated 
as C = (ipv_1×∆t)/(vdc_2− vdc_1).  
2) External Signal Injection based Methods (1D, 1H) 
In [51], a current injection scheme is proposed for a 
grid-connected PV inverter, as shown in Fig. 7(e).  Here, the 
condition monitoring of capacitors is taken during the night. At 
night, there is no voltage on the PV panel/string. Here, a current 
at hth harmonic frequency is injected into the grid, which 
causes (h−1)th and (h+1)th voltage and current ripples to 
appear on the dc-link capacitors. Using (9), RESR and C can be 
estimated using the voltage and current ripples at (h−1)th or 
(h+1)th based on the LMS algorithm. Utilizing the same 
monitoring scheme, [52] further proposes a health estimation 
method for individual capacitors in a capacitor bank. 
In [53], a short-circuit test scheme is introduced to a dc/ac 
converter to estimate RESR of capacitors, as shown in Fig. 21. 
Before the short-test, the converter operates in a normal state. 
TABLE VI  SUMMARY OF CM SCHEMES FOR CAPACITORS IN ASD SYSTEMS 
Method Working principle 
Experimental 
error 
Advantages Limitations 
Capacitor 
current 
directly 
measurement 
(1B,1F) 
[25]: A current sensor is used to sample capacitor current. Then use the 
Goertzel algorithm to extract low-frequency (300 Hz) and 
switching-frequency (2.5 kHz) ripples. 
RESR: <3% 
C: <1% 
Real-online estimation. 
Additional current sensors and filter 
circuits, complex algorithms. [26]: A current sensor is used to sample capacitor current. Then use fast 
Fourier transform (FFT) algorithm is used to analyze mid-frequency 
(15 kHz) ripples. 
RESR: <3.86% 
System 
operation 
model (1C, 
1G) 
[27], [28]: Utilizing the operation mode of converters to indirectly 
acquire capacitor current ripple and sampled voltage ripple to estimate 
C. 
C: <5.2% [27] 
Real-online estimation, 
no additional hardware 
circuit and current 
sensors. 
Small-amplitude ripple measurement, 
estimated iC. 
Signal 
injection 
(1D, 1H) 
[29]−[31]: The power switches are controlled to realize the charge and 
discharge (through the motor windings) of capacitors, then sample the 
constructed waveforms to estimate parameters. 
RESR: <2% [31] 
C: <5% [31] 
No additional hardware 
circuits and current 
sensors. 
Quasi-online estimation, motor is 
stopped, additional  control of switches, 
small-amplitude ripple measurement. 
[32]−[36]: Low-frequency ac current or voltage are injected to the 
front-end ac/dc converter [32]−[35] or rear-end dc/ac converter [36], 
then use the recursive least squares (RLS) algorithm or support vector 
regression (SVR) to analyze the corresponding voltage ripple to 
estimate parameters. 
RESR: <3.2% [33] 
C: <0.4% [34] 
No additional hardware 
circuits and current 
sensors. 
Quasi-online estimation, external signal 
injection, operation in no load condition 
[32]−[35] or regenerative mode [36]. 
Power losses 
(1I) 
[37], [38]: RESR is calculated using average power losses of capacitors. 
Analog circuits [37] and an MCU [38] are used to calculate the power 
losses. 
RESR: <1.8 % [38] 
Real-online estimation, 
no need for specific 
band-pass filter. 
Additional capacitor current sensor [37], 
[38], extra power loss calculation circuit 
[38]. 
Discharging 
profile (2A) 
[39]: Control capacitors discharge through a variable electric network 
(VEN), then estimate RESR and C using the discharging profile. 
RESR: <1.3% 
C: <0.047% 
High estimation accuracy. 
Quasi-online estimation, additional VEN 
on dc link, which introduces reliability 
risks, during shutdown process, need 
control of switches. 
[40]−[42]: Control capacitors discharge through the motor windings 
[40],[41] and electric network [42] in the converter, then estimate C 
using the discharging profile.  
C: <2.1% [41] 
No additional hardware 
circuits and current 
sensors. 
Quasi-online estimation, motor is 
stopped, need control of switches [40], 
[41], electric vehicles application [40], 
railway trains application [42]. 
Data training 
(3A) 
[43]−[46]: Using the artificial neural network (ANN) network to train 
data such as input voltage/current, output input voltage/current, and 
dc-link voltage to obtain C. 
C: <2% [46] 
Real-online estimation, 
no additional hardware 
circuit and current 
sensors. 
Need a large amount of training data and 
complexly algorithms. 
[47]: Using adaptive neuro-fuzzy inference system (ANIS) algorithm 
to train voltage data to obtain the capacitor health state. 
N/A 
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Fig. 20.  Single-phase grid-connected PV H4 inverter [48] and H5 inverter [50]. 
(a) Structure of H4 inverter, here, LESL is ignored. (b) Average capacitor current 
and voltage waveforms. (c) Structure of H5 inverter. (d) Typical waveform of 
PV voltage and PV current in active and zero state.  
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Fig. 21.  Short-circuit current perturbation for capacitor monitoring in a 
single-phase inverter [53], here, LESL is ignored. (a) Equivalent circuit of a 
single-phase inverter during short-circuit test. (b) Short-circuit test waveforms. 
Here, S2, S3 are ON and S1, S4 are OFF. At t0, S1 turns on, a very 
short time short-circuit test occurs, which causes a capacitor 
voltage step ΔVdc. According to (11), RESR is calculated as 
RESR  = ΔVdc /Isc, where Isc is the short circuit current.  
3) Power Losses based Method (1J) 
Based on the idea of power losses (i.e., method 1J), [54], [55] 
proposed a power extraction efficiency (PEE) method to 
monitor the health state of capacitors. The PEE is defined as 
PEE = Pav/Pmax, where Pav and Pmax represent the average PV 
power and maximum PV power. By sampling the PV voltage 
and current, the PEE is calculated to estimate the health state of 
capacitors.  
4) Discussions of CM Schemes for Capacitors in PV Inverter 
Table VII summarizes the CM schemes for capacitors in PV 
inverters, the remarks are given as follows.  
a)  The CM schemes for capacitors in PV inverters are all 
based on Principle I. 
b) The signal injection scheme in [51] (based on 1D, 1H) is a 
quasi-online scheme, which has a relatively high 
estimation accuracy. However, the CM is implemented 
during the night and an additional power diode is required. 
Another injection scheme in [53] is a real-online scheme, 
which has high applicability. However, the estimation 
accuracy of RESR is relatively low, and high-frequency 
sampling of short-circuit current is required. 
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Fig. 22.  Topology structure and key waveforms of boost PFC converters, here, 
LESL is ignored [60]. (a) Topology structure. (b) Key waveforms.  
c) The power losses schemes in [54], [55] (based on 1J) and 
capacitor current estimation scheme in [49] (based on 1C, 
1G) can real-online monitoring the health status of 
capacitors without additional hardware circuits and 
current sensors. However, specially defined failure criteria 
are required.  
d) The capacitor current estimation scheme in [49], [50] 
(based on 1C, 1G) are real-online schemes without 
additional hardware circuits and current sensors. However, 
[50] is only suitable for PV H5 inverter, which has a low 
applicability 
In summary, from the perspective of estimation accuracy and 
hardware cost, the scheme in [48] is recommended for 
condition monitoring of capacitors in PV inverters. 
B. CM for Capacitors in PFC converter  
Power factor correction (PFC) converters are widely used in 
ac/dc conversion to improve power factor (PF) and reduce total 
harmonic correction (THD). The condition monitoring schemes 
in [56]−[61] are designed for PFC converters, which are 
derived based on Principle I.  
1) Capacitor Current Sensor based Methods (1B, 1F) 
Taking a boost PFC converter as an example, Fig. 22(a) 
shows its topology structure and key waveforms. In [56], C and  
RESR of capacitors are estimated using equations (10) and (11). 
Here, Prony’s algorithm is used to process the sampled voltage 
and current data. Similar, discrete Fourier transform (DFT) is 
used in [57]. Moreover, according to (11), [58] calculates RESR 
using RESR = Vdc,RMS/IC,RMS, where Vdc,RMS, IC,RMS are the 
Root-Mean-Square (RMS) values of ΔvCAP and ΔiC. 
2) Circuit Operation model based Methods (1C, 1G) 
Referring to Fig. 22(a), the capacitor current can be 
approximately calculated as iC=iD−ID≈iL×PWM−avg(iL×PWM), 
where ID is the average diode current. Based on this, [59] used 
Kalman filter algorithm and (10), (11) to estimate C and RESR. 
Referring to Fig. 22(b), at π/2 in a half-line cycle, the peak 
value of the capacitor current is maximum, which causes the 
peak value of the voltage ripple to be maximum. According to 
(11), the ripple voltage step value ΔVstep is determined by RESR 
when the switch S3 turns OFF. Therefore, [60] estimated RESR 
using RESR ≈ ΔVstep/ΔiL_max, where ΔiL_max is the maximum value 
of inductor current ripple. Here, wavelet transform (WT) 
algorithms are used to calculate RESR.  
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TABLE VII  SUMMARY OF CM SCHEMES FOR CAPACITORS IN PV GRID-CONNECTED INVERTERS AND PFC CONVERTERS 
Topology Method Working principle 
Experimental 
error 
Advantages Limitations 
PV 
inverter 
System 
operation 
model  
(1C, 1G) 
[48]: Using estimated iC and capacitor voltage to calculate 
C. The capacitor voltage is sampled in particular instants 
(iC=0).  
C: <2.56% 
Real-online estimation, 
no additional hardware 
circuits and current 
sensors. 
Estimated iC. 
[49]: Using the second harmonic voltage and current to 
calculate capacitor impedance.  
Z: <17.2% 
Estimated iC, low estimation accuracy, 
no specific values of RESR and C, 
specially defined failure criterion. 
[50]: Sampling capacitor voltage and PV current to 
calculate C when H5 inverter is worked in zero states, 
here, the capacitor is disconnected with the inverter.  
N/A 
Small-amplitude ripple,  
only suitable for H5 inverter. 
Signal 
injection 
(1D, 1H) 
[51]: A low-frequency current harmonic is injected into the 
grid, which causes corresponding-frequency voltage ripple 
on capacitors. Using the least mean square (LMS) 
algorithm to analyze the ripple to estimate capacitor 
parameters. 
RESR: <3.65%  
C: <1.88% 
No additional sensors. 
Quasi-online estimation, no input 
source (at night), additional diode, 
external signal injection. 
[53]: Using the voltage step caused by a short-circuit test 
to estimate RESR. 
RESR: <6% 
Real-online estimation, 
no additional hardware 
circuits and current 
sensors, high 
applicability. 
Causing switches in short-circuiting 
status, high-frequency sampling during 
the short test.  
Power losses 
(1J) 
[54],[55]: Sampling PV voltage and current to calculate 
power extraction efficiency (PEE) to assess the health state 
of capacitors. 
N/A 
Real-online estimation, 
no additional hardware 
circuits and current 
sensors. 
No specific values of RESR and C, 
specially defined failure criterion. 
PFC 
converter 
Capacitor 
current 
directly 
measurement 
(1B,1F) 
[56],[57]: Using a current sensor to sample capacitor 
current. The. use Prony’s algorithm [56], discrete Fourier 
transform (DFT) algorithm [57] to analyze voltage and 
current ripples at low frequency and mid frequency. 
RESR: <6.01% [56] 
C: <2.51% [56] 
Real-online estimation. 
Additional hardware circuits and 
sensors, high-frequency sampling. 
[58]: Using a current sensor to sample capacitor current. 
Then use the root mean square (RMS) values of capacitor 
voltage and current to calculate RESR. 
RESR: <5.5% 
System 
operation 
model 
(1C, 1G) 
[59]: Reconstruction of the capacitor current using diode 
current, then estimate capacitor parameters using Kalman 
filter. 
RESR: <5% 
C: <10% 
Real-online estimation, 
no additional capacitor 
current sensor. 
Low estimation accuracy, 
high-frequency sampling (fsa/fsw =16). 
[60]: Using the ripple voltage step value at switch turn-off 
moment to estimate RESR. Wavelet transform (WT) 
algorithm is used to calculate the parameter.  
RESR: <9.5% 
Low estimation accuracy, 
additional hardware circuits,  
high-frequency sampling (fsa/fsw≈53). 
[61]: Sampling of two values of the capacitor voltage in 
particular instants within a line cycle.  
RESR: <3.7% 
C: <1.9% 
Additional hardware circuit. 
 
The scheme in [60] analyzes the steady-state waveforms on 
the switching-frequency scale. Considering the line-frequency 
scale of a boost PFC, [61] uses the capacitor voltage at 0 and 
π/4 instants to estimate capacitor parameters. According to the 
input and output power balance, RESR and C are calculated as 
(25), where Vdc is the average capacitor voltage.  
 
 
ESR dc dc o
o
dc dc
= 0
.
2 4 
  


 
R V v P
P
C
V v
                   (25) 
3) Discussions of CM Schemes for Capacitors in PFC 
Converters 
Table VII also summarizes the CM schemes for capacitors in 
PFC converters, the remarks are given as follows.  
a) The schemes are all real-online schemes, which are based 
on Principle I. 
b) The capacitor current directly measurement schemes in 
[56]−[58] (based on 1B, 1F) and capacitor current 
estimation schemes in [60], [61] (based on 1C, 1G) 
required additional current sensors or hardware circuits to 
obtain capacitor current. Moreover, the schemes in 
[56]−[58], [60] require high-frequency sampling to 
achieve ripple signals.  
c) The capacitor current estimation schemes in [59] does not 
require additional current sensors, however, the estimation 
accuracy is relatively low. 
VII. CM FOR CAPACITORS IN DC/DC CONVERTERS 
Different from the ac/dc converters or dc/ac inverters, dc/dc 
converters have a relatively high switching frequency, which 
are widely used in low-power applications. In [62]−[101], a lot 
of condition monitoring schemes are proposed to assess the 
health status of capacitors in dc/dc converters. 
A. Implementation of CM Schemes based on Principle I  
1) Capacitor Voltage based Methods (1A, 1E) 
Fig. 23(a) shows the main circuit and key waveforms of a 
buck converter. It illustrates that the output voltage waveform 
vdc is similar to the capacitor current waveform iC, which 
demonstrates that voltage ripple vdc is proportional to RESR in 
(15). Based on this, [62] presents an analog circuit to extract the 
peak-to-peak value of voltage ripple, so as to predict the failure 
of capacitors in buck converters. In [63], a similar scheme is 
applied for a boost converter, as shown in Fig. 23(b). 
2) Capacitor Current Sensor based Methods (1B, 1F) 
In [64]−[69], the schemes based 1B and 1F are proposed to 
monitoring capacitors in forward converters [64],[65] , flyback 
converters [66], buck converters [67] and PV boost converters 
[68],[69]. Here, C and RESR are calculated using equations (10) 
and (11), the implementation is shown in Fig. 7(a).  
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Fig. 23.  Topology structure and steady-state waveforms of dc/dc converters, here, LESL is ignored. (a) Buck converter. (b) Boost converter. (c) PV boost converter. 
(d) Flyback converter.  
There are three types of current sensor are used to obtain 
capacitor current, i.e., the classical current sensor including 
shunt resistor and Hall sensor [64]−[66], printed circuit board 
Rogowski coil (PCBRC) sensor [67], tunnel magnetoresistive 
(TMR) sensor [68], [69], where the classical current sensor is 
invasive type, the PCBRC sensor and TMR sensor are 
non-invasive type.  
3) Circuit Operation Model based Methods (1C, 1G) 
In [70]−[94], circuit operation model based schemes are 
proposed for dc/dc converters. Generally, they can be divided 
into two categories. One is based on the converter operation 
model, here, the capacitor current is derived from inductor 
current, output current, and output voltage, etc. These signals 
are directly measured by sensors. Another is based on converter 
parameters model, here, the signals are estimated from 
converter parameters by using circuit model.  
a) Based on the operation model of converters: Referring to 
the waveforms of buck converters in Fig. 23(a), it is easily 
found that the inductor current ripple ∆iL equals to the capacitor 
current ripple ∆iC. Based on this, [70]−[73] estimate RESR using  
(13), i.e.,  
dc dc
ESR
C
.
 
 
  L
v v
R
i i
                              (26) 
From Fig. 23(a), it is also found that the inductor current is 
related to the input current iin. Therefore, [74], [75] use iin to 
estimate RESR. To avoid using current sensors, [76], [77] sample 
the capacitor voltage at two particular instants (points a and b) 
of one switching cycle to estimate RESR and C. As shown in Fig. 
23(a), the difference between the capacitor voltages sampled at 
points a and b is due to RESR and C. Using (9), the estimation 
model is calculated as (27), where Ts and D represent the 
switching cycle and duty cycle respectively. Here, to sample 
the voltage at points a and b, pulse width modulation signal is 
needed.  
 
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    (27) 
Referring to the waveforms of boost converters in Fig. 23(b), 
the inductor current iL is proportional to the capacitor current iC. 
Therefore, [78]−[80] use inductor current to estimate capacitor 
parameters. In [79], [80], the least mean squares (LMS) and the 
wavelet transform denoising (WTD) algorithms are employed 
respectively.  
According to the steady-state waveforms of a continuous 
conduction mode (CCM) PV boost converter in Fig. 23(c), the 
difference between the capacitor voltages sampled at points c 
and e are due to RESR. And, the voltage difference at points d 
and f is only due to C. Using (9), RESR and C are calculated as 
(28), where Vdc is the average capacitor voltage [81].  
     
    
ESR dc dc s 2 dc s
2
dc s
2 dc s dc s
= 0
.
8 2 1 2
   



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R v v DT L V DT
V DT
C
L v DT v D T
      (28) 
Based on this, [82] further proposed an improved estimation 
scheme to monitor the capacitors for a converter operated in 
discontinuous conduction mode (DCM). In [83], a similar 
scheme is proposed for a CCM flyback converter, as shown in 
Fig. 23(d). Based on the derivation of (9), the capacitor 
parameters are calculated using the output voltage at 0, DTs/2 
and (1+D)Ts/2. In [84], an improved multiple-spot sampling 
method is proposed for a discontinuous conduction mode 
(DCM) flyback converter. 
b) Based on the circuit parameters model of converters: 
Since a power electronic circuit is a hybrid dynamic system, its 
operation can be described by a state-space model. In [85], [86] 
a circuit model based method is proposed to estimate the 
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Fig. 24.  Equivalent circuits of buck converter [85]. (a) Main circuit. (b) State 1. 
(c) State 2. (d) State 3. 
converter
Initial parameter
of converter
Output estimation
values
Model of converter  
fobj < criteria?
Calculate objective
function fobj
Parameters
t
t
vdc
iL
vdc,m
iL,m
No
Yes
Update data 
using PSO
vdc,c, iL,c
of a physical
Estimated
parameters
vdc,m-measured output voltage iL,m-measured inductor current
vdc,c-caculated output voltageiL,c-caculated  inductor current  
Fig. 25. Flow chart of circuit model based PSO algorithm [93].  
capacitor parameters of a buck converter. Ignoring the ESL, Fig. 
24(a) shows the equivalent circuit of the converter. The buck 
converter has two discrete states in CCM with (S1, S2) in the set 
{(1,0), (0,1)}, and three states in DCM with (S1, S2) in the set 
{(1,0), (0,1), (0,0)} as shown in Fig. 24(b), (c) and (d). 
Synthesizing these states with different values of switches, we 
have  
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where T is the sampling period. Using variables to represent the 
elements in the parameter matrixes in (29), it can be rewritten 
as  
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According to equations (29), (30), the capacitor parameters can  
be calculated as  
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Using LMS algorithm, the coefficients a11~a22, h11~h22, b1, b2 
and capacitor parameters can be calculated.  
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Fig. 26.  Representative waveforms of duty cycle perturbation based schemes. 
(a) Waveforms of a PV boost converter [95]. (b) Waveforms of a buck 
converter [97].  
The similar methods are proposed for buck converters 
[87]−[90], and boost converters [91], [92].  
Based on the circuit model, a particle swarm optimization 
(PSO) algorithm is used to estimate the circuit parameters 
include L, C, RESR, etc., as shown in Fig. 25 [93], [94]. Here, the 
output voltage vdc,m and inductor iL,m during load transient are 
target values of the PSO algorithm. If the calculated values vdc,c 
and iL,c are matched with the target values, the estimated 
converter parameters are consistent with the non-electrical 
parameters. Based on this, the capacitor parameters can be 
obtained.  
4) External Signal Injection based Methods (1D, 1H) 
In [95], a signal injection method is proposed for a PV boost 
converter [See Fig. 23(c)]. Referring to Fig. 26(a), at ta, a small 
perturbation signal of low frequency fp is added to the original 
duty cycle d, which causes low-frequency oscillations on the 
voltage vdc and current ipv, iL. Using (9), the low-frequency 
impedance of the capacitor is calculated as 
  p p
dc,rms C,rmsC p
f f
Z f V I                           (32) 
where V 
fp 
dc,rms, I 
fp 
C,rms are the RMS values of capacitor voltage and 
current at fp. Here, the capacitor current iC is calculated as iC = 
ipv−iL. Similar duty-cycle perturbation methods and Principle 
IV are utilized for a buck converter [See Fig. 23(a)] in  
[96]−[98], where the discrete transfer function of the buck 
converter is given as  
 
1 2
1 2
dv 1 2
1 2
1
.
 
 


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b z b z
G z
a z a z
                          (33) 
Referring to the duty cycle and output voltage waveforms in 
Fig. 26(b), before tb, the converter works in steady state. At tb, a 
pseudo-random binary sequence (PRBS) perturbation is 
injected into the duty cycle, which causes an oscillation on the 
voltage vdc. Using signal processing algorithms include infinite 
impulse response (IIR) filter [96], self-tuned Kalman filter [97], 
and biogeography-based optimization (BBO) [98] to analyze 
the duty cycle and voltage waveforms during perturbation 
period, the coefficients a1, a2, b1, b2 as well as capacitor 
parameters are identified.  
B. Implementation of CM Schemes based on Principle II 
During transients, the capacitor will charge or discharge, 
which forms a charging or discharging profile. In [99], a load 
transient trajectory analysis based scheme is proposed for 
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TABLE VIII  SUMMARY OF CM SCHEMES FOR CAPACITORS IN DC/DC CONVERTERS 
Method Topology Working principle 
Experimental 
error 
Advantages Limitations 
Capacitor 
voltage based 
method 
(1A,1E) 
buck 
[62]: Using analog circuits to extract the dc value of ripple 
voltage, which can represent the change of RESR. 
N/A 
Real-online failure 
prediction, simple. 
Additional ripple processing 
circuits, no specific values 
of RESR and C.  buck 
[63]: Fast Fourier transform (FFT) is used to analyze the 
estimated voltage ripple. Then, judge the parameter change 
of capacitors. 
N/A 
Capacitor 
current 
directly 
measurement 
(1B,1F) 
forward [64], 
[65] 
Flyback [66] 
[64]−[66]: Using a current sensor to sample capacitor 
current, then calculate RESR based on switching-frequency 
voltage ripple and current ripple.  
RESR: <2.77% [66] Real-online estimation. 
Additional capacitor current 
sensor, high-frequency 
sampling. 
buck 
[67]: PCB Rogowski coil (RC) sensor is designed to capture 
capacitor current to estimate RESR. 
RESR: <5.56% 
Real-online estimation, 
switch fault diagnosis. 
Specially designed PCBRC 
sensor, high-frequency 
sampling. 
PV boost 
[68], [69]: Magnetoresistive sensors are used to sample 
capacitor current to calculate RESR and C.  
RESR: <4.9% [68] 
C: <5.4% [68] 
Real-online monitor of 
input/output capacitors. 
Special current sensor,  
high-frequency sampling. 
Operation 
model of 
converters 
(1C,1G) 
buck 
[70]: Empirical mode decomposition (EMD) algorithm on 
capacitor voltage and inductor current. 
N/A 
Real-online estimation, no 
capacitor current sensor. 
High-frequency sampling, 
complex algorithm. 
buck 
[71]: Wavelet transform denoising (WTD) algorithm on 
ripple voltage and inductor current. 
RESR: <3.89% 
Real-online estimation, 
consider DCM model, no 
additional capacitor current 
sensor. 
High-frequency sampling 
(fsa/fsw=2247), complex 
algorithm. 
buck 
[72],[73]: Calculation of RESR utilizing capacitor voltage 
and inductor current, where ripple current is extracted using 
Rogowski Coil (RC) sensor. 
RESR: <6% [72] 
Real-online estimation, 
switch fault diagnosis, no 
capacitor current sensor. 
Specially designed RC 
sensor, high-frequency 
sampling. 
buck 
[74],[75]: Utilizing the input current and the output voltage 
to estimate RESR, discrete Fourier transform (DFT) and least 
mean square (LMS) algorithms are used to compute the best 
values. 
RESR: <4.9% [74] 
Real-online estimation, no 
capacitor current sensor. 
High-frequency sampling 
(fsa/fsw=100). 
buck 
[76],[77]: Sampling voltage ripple at two particular instants 
of one switching cycle, calculation of RESR and C using 
pulse width modulation signal and voltage ripple. 
RESR: <7.6% [76] 
C: <6.37% [76] 
Real-online estimation, 
low-frequency sampling, no 
capacitor current sensor. 
Addition hardware circuit. 
boost 
[78],[79]: Capacitor current is indirectly obtained based on 
inductor current. Least mean square (LMS) algorithm is 
used. 
RESR: <10.5% [79] 
C: <15.8% [79] 
Real-online estimation, no 
capacitor current sensor. 
High-frequency sampling 
(fsa/fsw =100 [79]), low 
estimation accuracy. 
boost 
[80]: Capacitor current is indirectly obtained based on 
inductor current. Wavelet transform denoising (WTD) 
algorithm  is employed. 
RESR: <3.06% 
Real-online estimation, no 
capacitor current sensor. 
High-frequency sampling 
(fsa/fsw =333). 
PV boost  
[81],[82]: Using capacitor voltages of particular instants to 
calculate RESR and C.  
RESR: <6.2% [82] 
Real-online estimation, 
low-frequency sampling, no 
capacitor current sensor. 
Addition hardware circuit. 
flyback 
[83], [84]: Sampling voltage ripple at particular instants of 
one switching cycle, calculation of RESR and C using pulse 
width modulation signal and voltage ripple.  
RESR: <5.83% [83] 
C: <9.5% [83] 
Real-online estimation, 
low-frequency sampling, no 
capacitor current sensor. 
Addition hardware circuit. 
Circuit 
parameters 
model of 
converters 
(1C,1G) 
buck 
[85]−[88]: Using hybrid model as well as recursive least 
squares (RLS) algorithm and least mean square (LMS) 
algorithm to estimate capacitor parameters. 
RESR: <6.5% [88] 
C: <5.5% [88] 
Real-online estimation, no 
capacitor current sensor, 
full parameters monitoring.  
High-frequency sampling 
(fsa/fsw=25), complex 
calculation model.  
PV buck 
[89]: Using an adaptive model observe method to estimate 
C. 
C: <5% 
Real-online estimation, no 
capacitor current sensor, 
full parameters monitoring. 
High-frequency sampling 
(fsa/fsw=666), complex 
calculation model. 
boost 
[90],[91]: Using hybrid model and least mean square (LMS) 
algorithm to estimate capacitor parameters.  
RESR: <13.3% [91] 
C: <7.5% [91] 
Real-online estimation, no 
capacitor current sensor, 
full parameters monitoring. 
High-frequency sampling 
(fsa/fsw =200), complex 
calculation model. 
boost 
[92]: Using modified hybrid model and wavelet transform 
denoising (WTD) algorithm to estimate capacitor 
parameters. 
RESR: <11.7% 
C: <9.2% 
Real-online estimation, no 
capacitor current sensor, 
full parameters monitoring. 
High-frequency sampling, 
complex calculation model. 
buck 
[93],[94]: Taking the transient voltage and current as the 
target values, using particle swarm optimization (PSO) 
algorithm and circuit model to estimate the circuit 
parameters. 
C: <9.2% [94] 
Real-online estimation, no 
capacitor current sensor, 
full parameters monitoring. 
Complex algorithm, 
estimation during transient. 
Signal 
injection 
(1D, 1H) 
PV boost 
[95]: Injecting low-frequency perturbation signal (120 Hz) 
to duty cycle, then calculate the low-frequency impedance. 
Z: <0.64% 
Real-online monitor, no 
capacitor current sensor. 
External signal injection, 
additional circuits, no 
specific values of RESR and 
C. 
buck 
[96]−[98]:Pseudo-random binary sequence (PRBS) is 
injected into the duty cycle, then estimate circuit parameters 
using infinite impulse response (IIR) filter [96], Kalman 
filter [97], and biogeography-based optimization (BBO) 
[98]. 
RESR: <10.9% [98] 
C: <18.6% [98] 
Real-online estimation, no 
additional hardware, full 
parameters monitoring. 
Complex algorithm, not 
suitable for high-frequency 
converter. 
Discharging/ 
charging 
profiles during 
transients 
(2B,2D) 
buck 
[99]: Using the large-signal load transient trajectory to 
estimate RESR and C.  
RESR : <7.4%  
C: <9.6% 
Real-online estimation, 
low-frequency sampling. 
Estimation during transient, 
additional hardware circuit. 
full-bridge 
converter 
[100]: Using the maximum voltage deviation during load 
transient to estimate RESR. 
N/A 
Real-online estimation, 
low-frequency sampling. 
Estimation during transient, 
no specific values of RESR 
and C. 
full-bridge 
converter 
[101]: Modifying the reference voltage to introduce a 
voltage step, then estimate C using the voltage step. 
N/A Real-online estimation. 
External signal perturbation, 
need offline training of data.  
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Fig. 27.  Capacitor charging/discharging profiles during transients. (a) 
Transient waveforms of a buck converter [99]. (b) Transient waveforms of a 
full-bridge converter [100]. (c) Transient waveforms of a phase-shifted ZVS 
converter [101]. 
TABLE IX  COMPARISON OF CM SCHEMES FOR CAPACITORS IN BUCK 
CONVERTERS  
Method 
Additional 
circuits/ 
sampling 
devices 
fsw (N) 
Algorithm 
(complexity) 
Experimental 
error 
Capacitor 
voltage based 
method (1A) 
Simple 
hardware 
circuits 
50 kHz 
(N/A) 
N/A N/A [62] 
Capacitor 
current 
measurement 
(1B, 1F) 
Current 
sensor, 
oscilloscope 
100 kHz 
(N=100) 
N/A RESR: <5.56% [67] 
System 
operation 
model (1C,1G) 
Oscilloscope 
44.5 kHz 
(N=2247) 
WTD 
(+ + +) 
RESR: <3.89% [71] 
Oscilloscope 
20 kHz 
(N=100) 
LMS 
(+ +) 
RESR: <4.9% [74] 
Simple 
circuits 
100 kHz 
(N=2) 
N/A 
RESR: <7.6% [76] 
C: <6.37% [76] 
System circuit 
model (1C,1G) 
Acquisition 
card 
20 kHz 
(N=150) 
LMS 
(+ +) 
RESR: <6.7% [85] 
C: <6% [85] 
Acquisition 
card 
300 kHz 
(N=666) 
N/A C: <5% [89] 
Signal 
injection 
(1D, 1H) 
N/A 
20 kHz 
(N=1) 
BBO 
(+ + + +) 
RESR: <10.9% [98] 
C: <18.6% [98] 
Charging 
profiles (2D) 
Simple 
hardware 
circuits 
200 kHz 
(N=1) 
N/A 
RESR : <7.4% [104] 
C: <9.6% [104] 
 
monitoring the output capacitor of a buck converter. Taking an 
unloading transient as an example, Fig. 27(a) shows the 
transient trajectories of capacitor voltage. Here, two capacitors 
with different parameters are used. It is found that the output 
voltage trajectory Δvdc is changed as the output capacitor 
parameters change when the load current step ΔIo is the same. 
Based on the charging profile, RESR and C are calculated as  
 
 
ESR dc c o
2o
dc o ESR ESR
1
2
  

 
       

R v t I
I C
v t t t I R R kt
C k
       (34) 
where tc is the initial instant of load step, k is the inductor 
current slew rate, and k ≈ Vref /L1. In this scheme, an RC 
differential circuit is used to detect the load transient [125]. In 
[100], a similar method is proposed for a full-bridge converter. 
But the accurate mathematical relation between capacitor 
parameters and transient trajectory is not given, RESR is 
estimated as RESR ≈ ΔVdc/ΔIo, where ΔVdc is the voltage 
deviation, as shown in Fig. 27(b).  
Besides the load transient, a reference voltage perturbation 
scheme is proposed for a phase-shifted full-bridge converter in 
[101]. Referring to Fig. 27(c), at td, the reference voltage is 
modified as Vʹref, which causes a voltage step. For different 
capacitors, the voltage values at tmeas are different. By fitting the 
measurement data, C is estimated as  
o148.2 0.1687
27960
S I
C
 
                        (35) 
where Io is the load current, S represents the step slope and it is 
related to the measurement value at tmeas. 
C. Discussions of CM Schemes for Capacitors in DC/DC 
Converters 
Table VIII summarizes the CM schemes for capacitors in 
dc/dc converters. It is found that the derived schemes are all 
real-online schemes, which are based on Principle I and 
Principle II. The remarks are given as follows. 
1) It is known that dc/dc converters usually work with a 
relatively high switching frequency, which introduces 
high-frequency small-amplitude ripples. For the schemes based 
Principle I, high-frequency and high-precision sampling 
devices are generally required to obtain steady-state ripples. 
And powerful data processing tools are needed for filtering and 
analysis of sampling signals. 
a) The derived schemes based on 1A and 1E (i.e., capacitor 
voltage based schemes) can predict the health status of 
capacitors without capacitor current sensors [62], [63]. 
However, there are no specific values of RESR and C, 
which is difficult to calculate RUL of capacitors. 
Moreover, [62] uses analog circuit to judge the parameter 
change of capacitors, which does not need high-frequency 
sampling. 
b) The derived schemes based on 1B and 1F in [64]−[69] 
have relatively high estimation accuracy (the estimation 
error is about 5%), however, capacitor current sensors and 
high-frequency sampling devices are required.  
c) The converters operation model schemes (based on 1C, 
1G) estimate RESR and C using the relationship between 
voltage ripple and current ripple. In [70]–[75], [80], 
high-frequency sampling devices are required. The 
schemes in [76]–[77] and [81]–[84] do not need 
high-frequency sampling devices, and the calculation 
model is simple. However, additional hardware circuits 
are required.  
d) The circuit model schemes (based on 1C, 1G) in [85]−[92] 
also need high-frequency sampling to accurately obtain 
the circuit parameters model. Besides capacitor 
parameters, these schemes can estimate other key 
parameters, such as inductance. However, the calculation 
algorithm is complex and the estimation accuracy is 
relatively low. The schemes in [93], [94] avoided 
high-frequency sampling, however, the estimation 
algorithm is also complex.   
e) The calculation model of the signal injection scheme 
(based on 1D, 1H) in [95] is simple and the sampling 
frequency is low. However, a simple ripple extraction 
circuit is required, and there are no specific values of RESR 
and C. The schemes in [96]−[98] can implement full 
parameters monitoring of converters. But complex 
algorithms limit their application in high-frequency 
converters.  
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2) The discharging/charging profiles schemes (based on 2B, 
2D) avoid the high-frequency sampling of ripples. However, 
there is no data processing algorithms, which causes a 
relatively low estimation accuracy.  
3) Taking a buck converter as an example, Table IX shows 
the comparison results of these derived schemes, where fsw is 
the switching frequency and N represents the number of 
sampling points during one switching cycle. It illustrates that 
the derived schemes based on capacitor current direct 
measurement (1B, 1F) and circuit operation model (1C, 1G) 
generally require high-cost sampling devices, such as data 
acquisition card, which limits their application in industrial 
systems. Moreover, complex algorithms of signal injection (1D, 
1H) based scheme limit their application for high-frequency 
dc/dc converters.  
In summary, from the perspective of implementation, the 
charging/discharging profiles based schemes with low 
sampling frequency and data are recommended for CM of 
capacitors in dc/dc converters. Simple data processing 
algorithms can be considered to improve estimation accuracy. 
VIII. CONCLUSION 
Condition monitoring (CM) of dc-link capacitors has great 
significance in enhancing the reliability of the power 
electronics converters with dc link. In this paper, an overview 
of condition monitoring techniques for dc-link capacitors is 
presented. 1) The wear-out failure characteristics of capacitors 
including degradation models and end-of-life criteria are 
summarized. Based on this, the design procedure of CM for 
dc-link capacitors is presented. 2) The main estimation 
principles of capacitor parameters are reviewed. Accordingly, 
the CM methods for dc-link capacitors are derived in a step by 
step manner. 3) The existing CM methods for dc-link 
capacitors are reviewed and discussed according to different 
types of dc-link applications including ASD systems, PV 
inverters, PFC converters, and dc/dc converters. Based on this 
literature review, Table X summarizes the existing CM 
schemes without additional hardware circuits, sensors, and 
high-frequency sampling devices. Moreover, the suggested 
feasible solutions for industrial applications are listed in the 
following. Future research challenges and research 
opportunities are summarized from the authors’ point of view. 
A. Suggested Feasible Solutions 
The key goal of employing a CM scheme in industrial 
applications is to accurately estimate capacitor parameters 
without additional cost and reliability risk, i.e., without 
additional hardware circuits and sensors. For the application 
with charging or discharging paths, such as ASD systems 
(motor windings as discharging paths). The best solution for 
CM of capacitors is to construct discharging or charging profile 
during shutdown or start-up processes (i.e, schemes based on 
2A, 2C). Then to analyze the charging/discharging profile to 
estimate capacitor parameters. 
1) For the application without charging or discharging paths, 
such as PV inverters, and PFC converters, circuit 
operation model based schemes (i.e., schemes based on 
1C, 1G) and signal injection based schemes (i.e., schemes 
based on 1D, 1H) are recommended. 
2) For high-frequency dc/dc converters, capacitor 
charging/discharging profiles during transients (i.e., 
schemes based on 2B, 2D) are recommended for 
parameters estimation. Although low-cost signal 
processing circuits are required, high-precision and 
high-frequency sampling devices are avoided.  
3) Data training schemes without additional hardware 
circuits, sensors and external interference are attractive for 
all types of dc-link applications. 
B. Challenges 
For CM schemes based on non-electrical parameters, i.e., 
industrial instruments measurement based schemes, the main 
challenge is the lack of uniform end-of-life criteria for 
capacitors. For CM schemes based on electrical parameter 
estimation, the challenges are given in the following. 
1) Lack of accurate measurement or estimation of the 
internal temperature of capacitors, which is essential for 
parameter calibration. 
2) Additional hardware costs, software costs or external 
interference for condition monitoring.  
3) Measurement noise of voltage and current in harsh 
electromagnetic interference (EMI) environment, which 
introduces inaccurate estimation of RESR or C.  
4) A large amount of sampling data or complex processing 
data are used to improve estimation accuracy.  
5) Inaccurate estimation of capacitor parameters when 
systems parameters are varied.  
6) One condition monitoring scheme is difficult to extend to 
other types of dc-link applications 
C. Opportunities 
1) Further research in wear-out mechanisms of capacitors to 
obtain accurate degradation model and end-of-life criteria 
based on non-electrical parameters.  
2) Designing of accurate CM schemes for real industrial 
applications (working in harsh EMI environment) without 
additional hardware cost and reliability risk. Future 
studies need to improve estimation accuracy while 
reducing the complexity of sampling data and algorithms. 
3) Monitoring of capacitors’ status while monitoring other 
key components in converters, such as semiconductor 
switches. 
4) Designing of low-cost and high-accuracy CM schemes 
that are suitable for all types of dc-link applications. 
5) Research of CM schemes for other types of power 
electronic applications such as the sub-module capacitors 
in modular multilevel converters (MMC).  
6) Designing of emerging capacitors with built-in monitoring 
components such as internal thermal sensors and pressure 
sensors.  
7) Applying the emerging artificial intelligence (AI) 
technology to condition monitoring of capacitors. 
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TABLE X  SUMMARY OF THE CM SCHEMES WITHOUT ADDITIONAL CIRCUITS, 
SENSORS, AND HIGH-FREQUENCY SAMPLING DEVICES 
DC-Link 
application 
CM method Implementation 
Experimental 
error 
Ref. 
AC/DC/AC 
or DC/DC 
ASD system 
System operation 
model (1C, 1G) 
Real online  C <5.2% [27] 
Signal injection 
(1D, 1H) 
Quasi online  
RESR: <2% [31] 
C: <0.4% [34] 
[29]−[36] 
Discharging 
profile (2A) 
Quasi online  C: <2.1% [41] [40]−[42] 
Data training 
(3A) 
Real online  C: <2% [46] [43]−[47] 
PV inverter 
System operation 
model  
(1C, 1G) 
Real online  C: <2.56% [48] 
PFC 
converter 
System operation 
model 
(1C, 1G) 
Real online 
RESR: <5% 
C: <10% 
[59] 
DC/DC 
converter 
Circuit 
parameters model 
of converters 
(1C,1G) 
Real online C: <9.2% [94] [93], [94] 
Signal injection 
(1D, 1H) 
Real online 
RESR: <10.9% 
[98] 
C: <18.6% [98] 
[96]−[98] 
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